The Pseudo-Exhaustive Test of Sequential Circuits

نویسندگان

  • Sybille Hellebrand
  • Hans-Joachim Wunderlich
چکیده

AbJlraCf-The COnctpl of I p~ud~){hauSlj\'t Itsl for sequenti,l circuil, is Introduced in a .... 11.)' similar Illlha\ .. -hieh is used rur combinational net,,'urks. Using partial sun all qcJa in the dllla How or a selluentl,1 circuit art' rfmOI'ed, such Ihall compact combinational model clln be conSlrucled. Pseudot'XhIlLlSlivf tf!\1 nquences for the original circuit are constructed from • pseodoexhauslh'e lest Sf t for Ihis mOdel. To make Ihis concept feasible for a rbitrary circuits ~ technique for circuit segmentalion Is presented wbich provides sPf!cial segmentation <:I' li s as well liS the cor~sponding algorithms ror the automalic placement or the cells. t:umple circuits shuw that the lireS('nted lesl slralegy requires IO'S addilional si licon aru, than a complete sun path. Thus the II d \'~nlages of a partial scan palh af t combined .. 'llh the ... ell-kno ... n benefits of a pseudouhauslive IHI . such I.li high fault co\"tr~gt and simplified Ielil generat ion.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Tree-structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits - Computers and Digital Techniques, IEE Proceedings-

A new test architecture, called TLS (tree-LFSWSR), generates pseudo-exhaustive test patterns for both combinational and sequential VLSI circuit is presented. Instead of using a single scan chain, the proposed test architecture routes a scan tree driven by the LFSR to generate all possible input pattems for each output cone. The new test architecture is able to take advantages of both signal sha...

متن کامل

Generating pseudo-exhaustive vectors for external testing

In the past years special chips for external test have been successfully used for random pattern testing. In this paper a technique is presented to combine the advantages of such a low cost test with the advantages of pseudo-exhaustive testing, which are an enhanced fault coverage and a simplified test pattern generation. To achieve this goal two tasks are solved. Firstly, an algorithm is devel...

متن کامل

Design and Test of New Robust QCA Sequential Circuits

   One of the several promising new technologies for computing at nano-scale is quantum-dot cellular automata (QCA). In this paper, new designs for different QCA sequential circuits are presented. Using an efficient QCA D flip-flop (DFF) architecture, a 5-bit counter, a novel single edge generator (SEG) and a divide-by-2 counter are implemented. Also, some types of oscillators, a new edge-t...

متن کامل

Test Pattern Generation Hardware Motivated by Psudo-Exhaustive Test Techniques

The efficiency of pseudo-exhaustive test generation is strictly limited by the maximal number of inputs to be enumerated, since n inputs require a test length of 2n . In contrast to other approaches, the proposed self-test method also takes the fault model into account. In addition to the conventionally used structural circuit information, so-called "functional independencies" can be computed. ...

متن کامل

A timing-driven pseudoexhaustive testing for VLSI circuits

Because of its ability to detect all non-redundant combinational faults, exhaustive testing, which applies all possible input combinations to a circuit, has become a very attractive test method. However, the test application time for exhaustive testing can be very large. To reduce the test time, pseudo exhaustive testing inserts some bypass storage cells (bscs) so that the dependency of each no...

متن کامل

Performance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator

The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1989